A novel circuit sizing technique with improved accuracy and efficiency is proposed to resolve the sizing issues in the analog circuit design. The grey wolf optimization (GWO) algorithm has the total number of iterations divided equally for exploration and exploitation, overlooking the impact of balance between these two phases, aimed for the convergence at a globally optimal solution. An enhanced version of a typical GWO algorithm termed as enhanced grey wolf optimization (EGWO) algorithm is presented with improved exploration ability and is successfully applied in analog circuit design. A set of 23 classical benchmark functions is evaluated and the outcomes are compared with recent state of the art. A conventional two-stage CMOS operational amplifier circuit realized in UMC 180nm CMOS technology is used as a benchmark to validate the efficiency and accuracy of the proposed optimization technique. A statistical study is also conducted over the final solution to investigate the exploration ability of the algorithm proving it to be one of the robust and reliable techniques.
. Classification of synthesis in circuit sizing tools [5] .
is characterized into knowledge-based and optimization-based approaches. In the knowledge-based approach, as shown in Figure 2a , a design plan is created by the designer considering design equations. Figure 2b demonstrates the optimization-based approach that mostly concentrates on the optimization process rather than following a design plan. The knowledge-based approach has short computation time but long setup time with compromised accuracy besides restriction to a specific set of circuit topologies, making it inefficient. An optimization-based approach includes an optimization engine with equation-based, simulation-based, or modeling-based evaluation procedure as an iterative process. The optimization-based approach is preferred over the knowledge-based approach due to its advantages such as short setup time and better accuracy at the expense of high computation time due to iterations. Nevertheless, with the evolution of high-speed processors, the computation time for analog circuit sizing remains within tolerable limits. The second phase of analog circuit design automation, i.e., optimization phase deals with iteration of the primary solution obtained during the synthesis phase to optimal values. Optimization techniques are classified as deterministic and metaheuristic [5] . A class of metaheuristic algorithms, viz. swarm intelligence algorithms have gained a significant interest in the development of analog circuit sizing tools due to their robust nature, ease of implementation, and high flexibility. GWO is one of the recently developed heuristics which is applied in solving various optimization problems such as optimal design of double-layer grids [6] and optimal power flow problem [7] . Besides conventional GWO, different variants were proposed by researchers such as binary GWO [8] , parallelized GWO [9] , hybrid GWO-PSO [10] , integrated GWO-DE [11] , and modified GWO [12] . In this paper, enhanced grey wolf optimization (EGWO) algorithm is presented for the automatic sizing of analog circuits by stabilizing the ratio of exploration and exploitation which is the bottleneck of many optimization algorithms in circuit design. The efficiency of the proposed method is then compared with the related techniques that use different algorithms such as particle swarm optimization (PSO) algorithm [13] , whale optimization algorithm (WOA) [14] , a hybrid of aging leader and challengers (ALC) and PSO algorithm [15] , gravitational search algorithm (GSA) [16] , advanced GSA (AGSA) [16] , and GWO.
The rest of this paper is organized as follows: Section 2 provides a brief overview of the EGWO algorithm. The performance evaluation of the EGWO and its comparison with respect to 23 classical benchmark functions is discussed in Section 3. In Section 4, we discuss the implementation of the presented technique for the design of conventional two-stage operational amplifier in UMC 180 nm CMOS process. Simulation results of the proposed method and their comparison with other circuit sizing tools along with a statistical study is provided in Section 5. Finally, conclusions are drawn in Section 6.
Enhanced grey wolf optimization algorithm
The key purpose of an optimization algorithm is to obtain a global optimum. In this process, it has to accomplish two phases, i.e., exploration and exploitation. Exploration deals with scattering the search agents throughout the search space, followed by converging towards a global optimum in the exploitation phase. Proper balance needs to be maintained between exploration and exploitation in order to obtain convergence at global optimum by avoiding local minima. According to the no free lunch (NFL) theorem [17] , there exists no single algorithm that can solve all the optimization problems due to the trade-offs between exploration and exploitation. Hence, there is always a need for more sophisticated algorithms to tackle different optimization problems. An effort to refine one of the existing algorithms is presented in the form of EGWO.
The GWO algorithm [18] discusses the mathematical model outlining the social hierarchy and hunting behavior of grey wolfs. In GWO, the exploration and exploitation depend on two parameters: − → a and − → A . Half of the iterations are devoted to the exploration phase, i.e., when − → A ≥ 1 and the other half are assigned to the exploitation phase, i.e., when − → A < 1. Higher exploration results in lower probability of stagnation at local optimum. The modifications are done keeping in mind the ratio of exploration and exploitation that is to be maintained. The EGWO improves the exploration ability by increasing the nonlinearity of the parameter − → a as shown below:
where t is the present iteration and T is the maximum number of iterations.
The variation of − → a over the course of 500 iterations for different values of i is shown in Figure ? ? that helps in determining the value of i (= 3) for slightly increasing the number of iterations assigned for exploration. 
where ra , rb , and rd are random search agents from within the population such that ra ̸ = rb ̸ = rd . The
are used only when the value of A is greater than 1. The optimization framework, shown in Figure 4 , demonstrates the iterative process of optimization using the EGWO. 
Performance evaluation of the EGWO
The performance of the enhanced GWO is compared with other algorithms with respect to 23 classical and popular benchmark functions, employed by many researchers, to check the efficiency of the proposed algorithm.
These benchmark functions [19] are classified as unimodal, fixed (low) dimensional, and multimodal high dimensional benchmark functions. The simulation results after evaluation of the said benchmark functions, with 20 independent runs, using the proposed EGWO algorithm is compared with other algorithms, namely sine-cosine algorithm (SCA) [20] , particle swarm optimization (PSO) [21] , grey wolf optimization (GWO), and modified GWO [12] . Table 1 reports the mean, worst, and best-so-far solutions after the final iteration.
Functions F 1 − F 7 are unimodal functions that have only global optimum solution and are used to examine optimization algorithms for the rate of convergence. The results for these unimodal functions show that the EGWO outperforms the other algorithms on five out of seven for D=10. For multimodal functions F 8 − F 13 with many local minima, the final results are more important as they reflect the algorithm's ability to avoid local optima and obtain the near-global optimum. Testing on functions F 8 − F 13 show that the proposed algorithm performs better than the other algorithms on three out of six multimodal high-dimensional benchmark functions. Functions F 14 − F 23 are simpler due to a smaller number of local minima and low dimensionalities. Validation for this set of functions shows that the EGWO performs better than the other algorithms on seven out of ten of the multimodal low-dimensional benchmark functions. The convergence rates of the EGWO, SCA, PSO, GWO, and MGWO algorithms has been investigated for functions F 1 − F 23 . The descending trend proves the ability of the EGWO in obtaining better approximation of global optimum over the course of iterations. Overall, these results show the potential of the EGWO in solving problems (of the types tested) that cannot be solved efficiently by other algorithms. 
Formulation of cost function and implementation
The circuit-level implementation and the optimization of the geometrical ratios of MOS transistors for analog circuits employing the EGWO is discussed in this section. Here, the constraints and technology parameters are initialized to obtain the design parameters, i.e., the aspect ratio of the transistors, bias current ( I bias ), and capacitor values. The process starts with initialization of parameters randomly within the range specified by the designer followed by focusing on the optimization of the cost function. The algorithm results in new values of the design parameters for optimal value of cost function when the termination condition is satisfied.
The circuit selected as a case study for optimization is a two-stage conventional CMOS operational amplifier with miller-compensated topology as shown in Figure 4 capacitances ( C C and C L ), and I bias . After imposing the appropriate matching properties, transistors M1, M3, and M5 are chosen to be identical to M2, M4, and M8, respectively. The empirical equations used for the design of the operational amplifier are explained in [22] .
The initial population size for the EGWO algorithm is considered to be a matrix of size (number of particles (P) × particle vector (Q)), where P = 60 and Q = 7. The particle vector for the optimal design of two-stage CMOS operational amplifier is as follows:
Here, the cost function is defined as the total MOS area occupied (sum of widths × lengths) by all the transistors which is given as:
where N is the total number of transistors in a circuit with the desired value of the cost function to be less than 300 µm 2 for the given circuit. Hence, the EGWO algorithm is utilized for obtaining the optimal value of the cost function.
Results and discussion
The optimized design of the two-stage operational amplifier, shown in Figure 5 , aims to reduce the overall MOS transistor area with constraints on A v , C L , SR , V ICmin , V ICmax , U GB , and P d as given in column 2 of Table 2 . The aspect ratios of the MOS transistors obtained from the EGWO using MATLAB are employed for the circuit-level implementation of operational amplifier in Cadence IC616 using the INTEL core i7 4790 CPU@3.60 GHz with 16 GB RAM. Table 3 shows the optimum design parameters of a two-stage operational amplifier obtained using the EGWO and other related algorithms. The illustration of the optimization trend for optimal design of the twostage operational amplifier is shown in the form of convergence plot in Figure 6 . The convergence plot shows different feasible solutions at different iteration with convergence at an optimal solution (minimum area), which is finally considered for the design of operational amplifier. In Table 2 , it can be observed that the EGWO has the ability to obtain a set of feasible solutions considering designer-specific performance requirements. Figures   7a -7c show the response of the two-stage operational amplifier to obtain A v , phase margin ( P M ), U GB , SR , common mode rejection ratio ( CM RR ), and power supply rejection ratio ( P SRR ).5
The proposed technique results in low power, making it relatively preferable for low-power circuit sizing problem. For a fair comparison between recent techniques using algorithms such as CO, PSO, GSAPSO, GSA, and GWO, with application to circuit sizing that utilizes different technologies, figure of merit is considered which is given as follows:
As can be observed from Table 2 , the presented EGWO results in better performance as compared to the aforementioned algorithms. 
Statistical study
Metaheuristic algorithms' capability makes their application in IC sizing more comfortable. However, the random nature of these algorithms stops them from producing constant output for every execution. Therefore, executing these algorithms only once may not be enough to comment on their performance. Hence, a statistical study is required to verify the actual performance and robustness of the presented method. The results shown in Table 3 are considered as the best solutions obtained by using the respective algorithms.
The EGWO-based optimization process is repeated for 20 times with 20 different initializations of search agents. Table 4 shows the actual performance of the proposed algorithm for its application to analog circuit sizing, with each column representing the results obtained by using the best, average, and worst solutions from EGWO. Moreover, it is observed that all individual runs lead to feasible solutions which demonstrates the strong exploration ability of the EGWO-based optimization process. The layout for the two-stage operational amplifier for the best, median, and worst solutions obtained using the EGWO is depicted in Figures 8a -8c respectively, highlighting the MOS area occupied by the circuit. Vdd -5% (V) 
Conclusion
Automation of analog circuit design and sizing would have been more successful if the optimization algorithms could have incorporated the major trade-offs like accuracy, robustness, and run-time simultaneously. This paper addresses the challenge by introducing an improved algorithm, i.e., the EGWO, considering it to be a step towards the improved performance of automated sizing tools. Here, the balance between exploration and exploitation is revisited to improve the exploration ability prior to convergence at globally optimal solution. The results obtained after evaluating a set of 23 benchmark functions is compared with algorithms from recent literature revealing its robustness and better performance owing to higher ability of exploration. Despite the advantages, the EGWO suffers from additional run-time due to inclusion of additional steps in the process of enhancement. The same is validated considering a two-stage CMOS operational amplifier in UMC 180nm technology as a benchmark circuit, resulting in a reduced area and power consumption, in comparison to the foregoing algorithms. To ensure the robustness of the EGWO, a statistical study is performed with over 20 independent runs to return a feasible solution in every case. The challenges faced in this work were finetuning the design parameters and design specifications that have been overcome by manual tuning. Further sophistication can be attained by incorporating multiobjective algorithms with progressive constraint handling methodologies in the proposed method.
